Form	PTO-	144

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

TY. DOCKET NO.	SERIAL
5-062	Unknow

APPLIC	CANT		
Jerome	Bombal	et	al.

NO.

Unknown	
	<u>8</u>
	⊃≧
GROUP GROUP	8
Unknown	ے م

LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)

FILING DATE Filed Herewith

U.S. PATENT DOCUMENTS

*Examiner Initial		Document Number	Date	N	ame	Class	Subclass		Filing Date If Appropriate	
SON	AA	5,253,255	10/12/93	Carbine						
)	AB	5,404,526	4/4/95	Dosch et al.						
	AC	5,406,497	04/11/95	Altheimer et al.						
	AD	5,550,839	08/27/96	Buch et al.					-	
	AE	5,684,808	11/04/97	Valind						
	AF	5,689,517	11/18/97	Ruparel						
	AG	5,696,771	12/09/97	Beausang et al.			,			
	AH	5,812,561	09/22/98	Giles et al.						
	AI	5,831,868	11/03/98	Beausang et al.						
	AJ	5,831,993	11/3/98	Graef				. 4		
W	AK	5,862,149	01/19/99	Carpenter et al.		-"		. A		
			· · · · · · · · · · · · · · · · · · ·	FOREIGN PATENT DO	CUMENTS		1			
		Document Number	Date	e Country Class Subclass		Subclass	• •	lation		
	AL							Yes	No	
	AM				***************************************					
	AN									
	AO									
	AP									
	·	ОТНЕ	ER REFEREN	CES (including Author, Ti	le, Date, Pertinent Pages, Et	c.)				
1.1	AR	Ghosh et al. "A D	Design-for-Test	ability Technique for Regis	ter-Transfer Level Circuits U	sing Control	/Data Flow E	xtraction", IE	EEE	
MIC		Transactions on Co	omputer Aideo	Design of Integrated Circ	uits and Systems, August 199	8, pp. 706-7	223.	•		
W	AS	Lin et al. "Cost-Fi	ree Scan: A L	ow-Overhead Scan Path Do	sign", IEEE Transactions on	Computer	Aided Design	of Integrated	Circuits	
		and Systems, Septe	ember 1998, p	o. 852-861.						
en	AT	Lin et al. "Test-Po	oint Insertion:	Scan Paths Through Funct	onal Logic", IEEE Transaction	ons on Com	puter Aided I	Design of Inte	egrated	
		Circuits and System	ms, September	1998, pp. 838-851.						
EXAMINER	10	lun		DATE CO	NSIDERED 7 - 73	-03				
		- <u>.</u>								

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-1449			U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET	NO.	SERI. Unkno	AL NO.	44
LIST OF ART CITED BY APPLIC (Use several sheets if necessary)					APPLICANT Jerome Bombal et al.			IKIIOWII & J	
		•	"	_	FILING DATE Filed Herewith	4/18/	99 GROU	De Sí	27
				U.S. PATENT DOCUMENTS					
*Examiner Initial		Document Number	Date	Name	Name Class Subcla:		Subclass	Filing If Appr	Date opriate
M	AA	5,909,453	06/01/99	Kelem et al.					
المرن	АВ	5,920,575	07/06/99	Gregor et al.					
	AC								
	AD								
	ΑE								
	AF								
	AG								
	АН								
	ΑI								
. •	-` AJ ⁻				*	0			
*1	AK								
	-			FOREIGN PATENT DOCUMEN	ITS	n. t			
		Document Number	Date	Country		Class	Subclass	Trans	slation
	:					-	·	Yes	No
	AL"					<u> </u>	1		
	AM					1			
	AN								
	AO AP					+			

AR Runyon, Stan, "Testing Big Chips", IEEE Spectrum, April 1999, pp. 49-55.

AS

AT

EXAMINER

ER CMM Jefanan

DATE CONSIDERED 3

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.